JEDEC JESD 204:2017
Superseded
Superseded
A superseded Standard is one, which is fully replaced by another Standard, which is a new edition of the same Standard.
View Superseded by
SERIAL INTERFACE FOR DATA CONVERTERS
Available format(s)
Hardcopy , PDF
Superseded date
21-01-2023
Superseded by
Language(s)
English
Published date
21-11-2018
Publisher
This standard describes a serialized interface between data converters and logic devices.
| DocumentType |
Standard
|
| Pages |
0
|
| PublisherName |
JEDEC Solid State Technology Association
|
| Status |
Superseded
|
| SupersededBy |
| DSCC V62/22611:2022 | MICROCIRCUIT, DIGITAL-LINEAR, 12 BIT, RF SAMPLING ANALOG TO DIGITAL CONVERTER MONOLITHIC SILICON |
Access your standards online with a subscription
Features
-
Simple online access to standards, technical information and regulations.
-
Critical updates of standards and customisable alerts and notifications.
-
Multi-user online standards collection: secure, flexible and cost effective.
Are you sure?
Logging out.